

MIPS Lecture 1

Liuli Chen

Mar 2, 2012

Course Overview

- What will you do?
 - simulate a MIPS CPU
 - Pipeline
 - Cache
 - Advance module (or Simics)
- What will you use?
 - Modelsim 6.5b SE
 - Verilog

TAs

- Diyi Yang (杨笛一)
- Hongyu Zhu (朱虹宇)
- Liuli Chen (陈旒俐)


Schedule

- 3.2: First lecture(Pipeline)
- 3.25(tentative): Deadline for Pipeline Phase && Second lecture(Cache)
- 4.16(tentative): Deadline for Cache Phase && Third lecture(Optional Module)
- 5.8(tentative): Final submit
- 5.15(tentative): Presentation
- **No Delay!**


MIPS architecture

- What is MIPS?
 - Microprocessor without Interlocked Pipeline Stages
 - a reduced instruction set computer (RISC) instruction set architecture (ISA)


Pipeline



Main components



Registers & Memory



Instructions

R	[opcode]	[rs]	[rt]	[rd]	[shamt]	[funct]	
	
	31	26 25	21 20	16 15	11 10	6 5	0
I	[opcode]	[rs]	[rt]	[]	immediate]
	
	31	26 25	21 20	16 15			0
J	[opcode]	[]	address]
	
	31	26 25					0

Instructions(cont.)

• See Green Card

■ 不作处理 ■ 考察部分 ■ 可选(一) ■ 可选(二) ■ Bonus区

ACM10级计算机组成课程设计指令集要求表

NAME	MNE-MON-FOR-IC	OPERATION (in Verilog)	OPCODE/FUNCT	核心算术指令集		OPCODE/FMT/FT/FUNCT (Hex)
				MON-FOR-IC	MAT	
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 _{hex}			
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm (1)(2) 8 _{hex}				
Add Imm Unsigned	addiu	I R[rt] = R[rs] + SignExtImm (2) 9 _{hex}				
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 _{hex}			
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 _{hex}			
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm (3) C _{hex}				
Branch On Equal	beq	I if(R[rs]==R[rt]) PC=PC+4+BranchAddr (4) 4 _{hex}				
Branch On Not Equal	bne	I if(R[rs]!=R[rt]) PC=PC+4+BranchAddr (4) 5 _{hex}				
Jump	j	J PC=JumpAddr (5) 2 _{hex}				
Jump And Link	jal	J R[31]=PC+4;PC=JumpAddr (5) 3 _{hex}				
Jump Register	jr	R PC=R[rs] 0 / 08 _{hex}				
Load Byte Unsigned	lbu	I R[rt]=(24'b0.M[R[rs]]+SignExtImm)(7:0) (2) 0 / 24 _{hex}				
Load Halfword Unsigned	lhu	I R[rt]=(16'b0.M[R[rs]]+SignExtImm)(15:0) (2) 0 / 25 _{hex}				
Load Upper Imm.	lui	I R[rt]=(imm, 16'b0)	f _{hex}			
Load Word	lw	I R[rt]=M[R[rs]+SignExtImm] (2) 23 _{hex}				
Nor	nor	R R[rd] = ~ (R[rs] & R[rt]) 0 / 27 _{hex}				
Or	or	R R[rd] = R[rs] R[rt] 0 / 25 _{hex}				
Or Immediate	ori	I R[rt] = R[rs] ZeroExtImm (3) d _{hex}				
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 : 0 0 / 2a _{hex}				
Set Less Than Imm.	slti	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2) a _{hex}				
Set Less Than Imm.	sltiu	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2)(6) b _{hex}				
Set Less Than Unsigned	sltu	R R[rd] = (R[rs] < R[rt]) ? 1 : 0 (6) 0 / 2b _{hex}				
Shift Left Logical	sll	R R[rd] = R[rs] << shamt 0 / 00 _{hex}				
Shift Right Logical	srl	R R[rd] = R[rs] >> shamt 0 / 02 _{hex}				
Store Byte	sb	I M[R[rs]+SignExtImm](7:0) = R[rt](7:0) (2) 28 _{hex}				
Store Halfword	sh	I M[R[rs]+SignExtImm](15:0) = R[rt](15:0) (2) 29 _{hex}				
Store Word	sw	I M[R[rs]+SignExtImm] = R[rt] (2) 2b _{hex}				
Subtract	sub	R R[rd] = R[rs] - R[rt] (1) 0 / 22 _{hex}				
Subtract Unsigned	subu	R R[rd] = R[rs] - R[rt] 0 / 23 _{hex}				
(1) May cause overflow exception						
(2) SignExtImm = { 16(immediate[15]), immediate }						
(3) ZeroExtImm = { 16(1'b0), immediate }						
(4) BranchAddr = { 14(immediate[15]), immediate, 2'b0 }						
(5) JumpAddr = { PC[31:28], address, 2'b0 }						
(6) Operands considered unsigned numbers (vs. 2's comp.)						
基本指令格式						
R	opcode	rs	rt	rd	shamt	funct
	31 26 25	21 20	16 15	11 10	6 5	0
I	opcode	rs	rt			immediate
	31 26 25	21 20	16 15			0
J	opcode				address	
	31 26 25					0

浮点指令格式						
FR	opcode	fmt	ft	fs	fd	funct
31 26 25	21 20	16 15	11 10	6 5	0	0
F1	opcode	fmt	ft	immediate		
31 26 25	21 20	16 15				0

伪指令集						
NAME	MNEMONIC	OPERATION	函数调用时 是否自动保存?			
Branch Less Than	bit	if(R[rs]<R[rt]) PC = Label				
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label				
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label				
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label				
Load Immediate	li	R[rd] = immediate				
Move	move	R[rd] = R[rs]				


寄存器名、数量、用途、调用约定						
NAME	NUMBER	USE	函数调用时 是否自动保存?			
Szero	0	The Constant Value 0	N.A.			
Sat	1	Assembler Temporary	No			
Sv0-Sv1	2-3	Values for Function Results and Expression Evaluation	No			
Sa0-Sa3	4-7	Arguments	No			
S10-S17	8-15	Temporaries	No			
S0-S8	16-23	Saved Temporaries	Yes			
S18-S19	24-25	Temporaries	No			
Sk0-Sk1	26-27	Reserved for OS Kernel	No			
Sgp	28	Global Pointer	Yes			
Ssp	29	Stack Pointer	Yes			
Sfp	30	Frame Pointer	Yes			
Sra	31	Return Address	Yes			

Instructions(example)

add rd, rs, rt ; rd = rs + rt


op	rs	rt	rd	sa	funct
000000	rs	rt	rd	00000	100000

6-bit 5-bit 5-bit 5-bit 5-bit 6-bit





Instructions(example)

lw rt, imm(rs) ; rt <- memory [rs + (sign)imm]




Instructions(example)

beq rs, rt, imm; if(rs==rt) PC<--PC+4+(sign)imm<<2




Instructions(example)


j	addr	; PC<-- (PC+4) [31..28], addr<<2
	op	addr
000010		addr




Single cycle CPU



Cut them into stages



baseline




How pipeline works


single cycle



multiple cycle




pipeline



hazard

- Structural dependency
 - Add hardwares
 - Compiler
- Control dependency
 - Delayed branch
 - *Dynamic branch prediction
- Data dependency
 - Compiler
 - Forwarding
 - Stall


Delayed branch




Ambiguity

- In jal, the return address in \$ra is PC+4 instead of PC+8

Data dependency




Forwarding




3 kinds of forwardings


- Forward ALU result from EXE stage to ID stage
- Forward ALU result from MEM stage to ID stage
- Forward MEM result from MEM stage to ID stage



Stall



Pipeline



Parameters

- Cycle: 4(2×2) clocks / cycle
 - — | _ | — | _
 - always #2 clock = ~clock; (bonus: #1)
- Memory: 10 clocks but **no delay in this phase**
 - instructions and data share the same memory
- 1st level cache: 3 clocks
- 2nd level cache: 5 clocks

Self-modifying code

- code that alters its own instructions while it is executing
- See wikipedia for more information
 - http://en.wikipedia.org/wiki/Self-modifying_code

A simple demo

How to start

- <http://mips.acm-project.org/>
- Learn Verilog.
- Install Modelsim.
- Slides of liyamin

Some other words...

- This is an open project, try to shock TAs.
- NO CHEAT.
- 出来混，总是要还的。
- 安迪爬过了一条又臭又长的排水管，干干净净地到另一个世界去了。
- Enjoy it.

Q & A